I've seen a lot of intentions to build a VHDL/verilog bundle - I'd like to start this, but I'd like to know if anyone is dedicated to this already, or would like to be involved. Also, I get an error with the ctags bundle - is there a way to get a hold of the developer? Thanks - Joe